



Welcome
United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)

Quick Links

» **Se.**

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

Your search matched **2** of **990941** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

processor and memory and crossbar and switch and

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 On crossbar switch and multiple bus interconnection networks with overlapping connectivity

Wilkinson, B.;

Computers, IEEE Transactions on , Volume: 41 , Issue: 6 , June 1992

Pages:738 - 746

[Abstract]

[PDF Full-Text (804 KB)]

IEEE JNL

2 Cost-performance analysis of cascaded crossbar interconnected multiprocessors

Evequoz, C.;

Computers and Digital Techniques, IEE Proceedings- , Volume: 142 , Issue: 2 , March 1995

Pages:117 - 134

[Abstract]

[PDF Full-Text (908 KB)]

IEE JNL

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.6

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

» See

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

[Search Results](#) [[PDF FULL-TEXT 804 KB](#)] [NEXT](#) [DOWNLOAD CITATION](#)


On crossbar switch and multiple bus interconnection networks with overlapping connectivity

Wilkinson, B.

Dept. of Comput. Sci., North Carolina Univ., Charlotte, NC, USA;

This paper appears in: Computers, IEEE Transactions on

Publication Date: June 1992

On page(s): 738 - 746

Volume: 41, Issue: 6

ISSN: 0018-9340

Reference Cited: 11

CODEN: ITCOB4

Inspec Accession Number: 4226493

Abstract:

Multiprocessor interconnection networks are proposed which have the characteristic that each **processor** or **memory** module can connect to a **group** of its near neighbor. **adjacent** directly connected **groups** include some of the same **processors** or **memories**. These overlapping connectivity networks are attractive especially for a large number of **processors** which cannot be provided with full connectivity but can operate by communication between **processors**. Applications for overlapping connectivity networks include neural computers and dataflow computers. Banerjee's formulas are derived using a probabilistic approach, including when intermediate **processors** are used in the interconnection path. A general cell design is presented which is capable of representing various overlapping connectivity networks.

Index Terms:

[multiprocessor interconnection networks](#) [dataflow computers](#) [multiple bus interconnection networks](#) [neural computers](#) [overlapping connectivity](#) [overlapping connectivity networks](#)

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

[Search Results](#) [[PDF FULL-TEXT 804 KB](#)] [NEXT](#) [DOWNLOAD CITATION](#)